Abstract-Due to different charging and discharging characteristics of full-bridge submodules and half-bridge submodules in hybrid modular multilevel converters (MMC), capacitor voltage imbalance will occur under boosted ac voltage or reduced dc voltage conditions. To address this issue, the mechanism of capacitor voltage imbalance is carefully studied, with three main factors-modulation index, power angle, and hybridization ratio- 
Imbalance Mechanism and Balanced Control ofthe fault period [11] [12] [13] , but also maintain half-active power transmission capability under pole-to-ground (PTG) fault conditions [14] , [15] . Among various topologies for MMC with DC-FRT capability [5] [6] [7] , [9] , [10] , [16] , [17] , hybrid MMC containing half half-bridge submodules (HBSMs) and half fullbridge submodules (FBSMs) is a promising candidate in terms of cost, efficiency, and insulated-gate bipolar transistor (IGBT) series operation.
To further increase power device utilization, hybrid MMCs can also operate with a higher ac output voltage for a given dc voltage limit by increasing the number of FBSMs in a phase leg [10] , [18] . In addition, hybrid MMC-based HVDC systems can operate at a reduced dc-link voltage to avoid flashovers under extreme atmospheric conditions. Thus, operation of hybrid MMCs can be divided into three scenarios: normal operations (i.e., HBSMs-based MMCs), boosted ac output voltage operations, and reduced dc-link voltage operations. For normal operation, the behavior of the FBSMs is identical to that of the HBSMs. For the other two operating scenarios, FBSMs are required to output a negative voltage; thus, the FBSMs and HBSMs in a hybrid MMC function differently during the charging and discharging periods, which may cause problems due to capacitor voltage imbalance. For example, the FBSMs can charge or discharge regardless of the direction of the arm current, while the HBSMs can only charge during the positive period of the arm current and discharge during the negative period. Under certain operational conditions, when the net energy flowing through the HBSMs is not zero in a fundamental frequency period, the capacitor voltage of the HBSMs will continue increasing (decreasing), while the capacitor voltage of the FBSMs will correspondingly continue decreasing (increasing) after the fundamental frequency period, creating an imbalance [10] . As a result, overcharging these capacitors may cause their failure or accelerated fatigue, with cascading effects on all the other components. Moreover, running the capacitors undercharged reduces the maximum voltage capability of the arm, leading to instability of the whole converter because of a loss in control of the arm currents.
A few studies have developed methods to address the issue of capacitor voltage imbalance, including injecting reactive power, increasing the number of FBSMs, and retrofitting the topology of the hybrid MMC. In [10] , reactive power was used to generate a sufficient charging or discharging interval for the HBSMs, but decreased the power factor. Increasing the number of FBSMs in a phase leg was suggested to ensure that only the FBSMs were inserted to generate the required arm output voltage [18] . However, this approach increased the device cost and power loss of the converter. An asymmetric mixed MMC was proposed in [19] , in which the upper arm consisted of HBSMs and the lower arm of FBSMs. Although the converter could maintain capacitor voltage balance during symmetric reduced dc-link voltages caused by a pole-to-pole dc fault, the topology could not handle asymmetric reduced dc-link voltages caused by a flexible PTG dc fault or a boosted ac output voltage (i.e., m > 1).
This paper analyzes the mechanism of capacitor voltage imbalance for a hybrid MMC, studying the effect of three factors (modulation index, power angle, and hybridization ratio). Based on these analyses, a circulating current injection based on an fundamental frequency reactive circulating current (FFRCC) is proposed to keep the capacitor voltage balanced. Compared with existing solutions, this method does not affect the performance of the hybrid MMC. The remainder of this paper is organized as follows. In Section II, the operating principle of a hybrid MMC is briefly introduced, while the mechanism and three main factors of capacitor voltage imbalance are analyzed and summarized in Section III. In Section IV, the principles of the FFRCC injection method are presented, and the relevant experimental results are provided in Section V. Finally, Section VI draws some conclusions. Fig. 1(a) depicts one leg of the symmetric hybrid MMC proposed in [9] and [10] , where each arm consists of N submodules (SM), i.e., H HBSMs and F FBSMs. In the figure, V dc is the rated dc-link voltage, L is the arm inductor, C and v c are the capacitor and its voltage in each SM, respectively, v pa and v na are the total voltages generated by all the SMs in the upper and lower arms, respectively, i pa and i na are the arm currents in the upper and lower arms, respectively, and i a is the output ac phase current. Fig. 1(b) shows the equivalent circuit of one leg of the hybrid MMC, where the HBSMs and FBSMs are modeled as two voltage sources.
II. OPERATING PRINCIPLE OF A HYBRID MMC
Taking phase A as an example, arm currents i pa and i na can be expressed as follows:
where i cira is the circulating current flowing in phase A, and should be one third of the dc-side current at steady state for a three-phase system when the higher order (i.e., greater than 1) harmonic circulating currents are properly suppressed. According to Kirchhoff's voltage law, the following equations can be derived from Fig. 1 :
Combining (1) and (2) yields
where e a is the differential mode component of the lower and upper arm output voltages of phase A, and can be expressed as follows:
Due to the negative voltage output capability of the FBSMs, each arm can output a negative arm voltage. Thus, the amplitude of e a (i.e., E m ) can be larger than V dc /2, such that the hybrid MMC can provide boosted ac voltage operation or reduced dc-link voltage operation. To satisfy the arm output voltage requirement under these operating conditions, the number of FBSMs F and the number of HBSMs H should meet the following conditions [10] , [18] , [20] :
where V c is the rated SM capacitor voltage, and v arm,max and v arm,min are the maximum and minimum values of the required arm output voltage, respectively. The voltage v arm ,max primarily depends on the normal operation requirements, while v arm,min mainly depends on the minimum required dc voltage. If the minimum required dc voltage is zero, v arm,max and v arm,min can be expressed as follows [10] , [20] :
where m is the modulation index defined as 2E m /V dc . 
A. Charging and Discharging of FBSMs and HBSMs
Assuming the converter works as an inverter, the arm output voltage and arm current of the upper arm in phase A can be expressed as follows:
where m is the modulation index defined as 2E m /V dc and ϕ is the difference between the phase angles of e a and i a . In an HBSM-based MMC, m should be less than 1.0, while in a hybrid-or FBSM-based MMC m can be larger than 1.0. The instantaneous power flowing through the upper arm of phase A can be determined by
and the energy absorbed by all arm capacitors can be expressed as follows:
Note that the net energy absorbed in one fundamental period is zero. For a HBSM-based MMC or FBSM-based MMC, the behavior of all SMs during charging and discharging are identical, so providing an even energy distribution into each SM can keep the capacitor voltage balanced. For a hybrid MMC, the FBSMs and HBSMs work with different charging and discharging intervals. Thus, merely ensuring the prerequisite of zero 
As shown in Fig. 2 , a fundamental period is divided into six stages. Taking θ v 1 as the starting point and assuming the capacitor voltages of the HBSMs and FBSMs are identical at the point θ v 1 yields
where v c,f and v c,h represent the capacitor voltages of the FBSMs and HBSMs, respectively. The criterion for capacitor voltage balance is whether the capacitor voltages of the HBSMs and FBSMs are again identical at the end of one fundamental period, expressed as follows:
In stage I, the arm voltage v pa is negative and the arm current i pa is positive. The FBSMs are discharged and the HBSMs are bypassed, and the capacitor voltages can be expressed as follows:
In stage II, both the arm voltage v pa and arm current i pa are positive; thus, the inserted SM would be charged. Since the FBSMs were discharged in the previous stage, the FBSMs have priority to be charged. When the arm voltage reaches the maximum voltage that the FBSMs can generate (i.e., the point θ f 1 shown in Fig. 2 ), the HBSMs will be inserted. The capacitor voltages can be deduced using
3)
During this stage, the HBSMs to be charged are inserted, and v c,f and v c,h can be expressed as follows:
where n f and n h are the number of inserted FBSMs and HBSMs, respectively, and are related to v c,f and v c,h . If v c,f is smaller than v c,h , all FBSMs (i.e., F FBSMs) are inserted, and the number of inserted HBSMs is derived from the remaining arm voltage; on the other hand, if v c,f is equal to v c,h , both FBSMs and HBSMs have an equal chance to be inserted, and n f should be proportional to F/N. Thus, n f and n h can be expressed as follows: 
When (17) is satisfied, the voltage generated by the HBSMs can be expressed as v pa − F v c,f according to (16.a) , and the net energy stored in the HBSMs during stages I-III can be expressed as follows:
In this stage, the arm voltage v pa is positive and the arm current i pa is negative, so the HBSMs can be discharged. The discharged energy from the HBSMs can be expressed as follows:
where n h is the number of inserted HBSMs, 0 ≤ n h ≤ H. Similar to the analysis in stage III, n h can be expressed as follows:
Capacitor voltage imbalance will not occur once v c,h (θ i2 ) equals v c,f (θ i2 ), and an imbalance may only occur if
Under this condition, ΔW h,decrease can be expressed as follows:
In stage V, both the arm voltage v pa and arm current i pa are positive, and any inserted SMs will be charged.
When (21) is satisfied, FBSMs have charging priority. However, since the arm output voltage reference is larger than the maximum voltage that all the FBSMs can generate, HBSMs will be inserted. The energy charged by all of the inserted HBSMs can be expressed as follows:
Similar to the analyses in stages III and IV, a capacitor voltage imbalance will not occur once v c,h (θ f 2 ) equals v c,f (θ f 2 ), and an imbalance may only occur if
Similar to stage III, when (24) is satisfied, the increased energy stored in the capacitors of the HBSMs can be expressed as follows:
In this stage, both the arm voltage v pa and arm current i pa are positive, and the inserted SMs will be charged.
When (24) is satisfied, FBSMs have charging priority. An imbalance occurs once the capacitor voltages of the FBSMs and HBSMs satisfy
Since the FBSMs can generate the required arm output voltage, all of the HBSMs will be bypassed during this period.
Because the total net energy transferred in one fundamental period in each arm is zero [10] , we can use (11) and (26) to deduce that the capacitor voltages of the HBSMs will increase while the capacitor voltages of the FBSMs will decrease. Thus
can be further taken as the criterion for the imbalance problem. Note that an imbalance of the capacitor voltage will occur in the hybrid MMC for the inverter when the maximum energy discharged by the HBSMs in an arm (i.e., ΔW h,decrease ) is smaller than the minimum energy charged by the HBSMs (i.e., ΔW h,increase1 + ΔW h,increase2 ), which can be written as follows:
where ΔW h is the net energy absorbed by the HBSMs in a fundamental frequency period.
Substituting (7), (18), (22), and (25) into (28) yields
The previous analysis can also be applied to potential capacitor voltage imbalance when the converter operates as a rectifier. During this process, the arm output voltage and arm current of the upper arm in phase A can be expressed as follows:
Comparing (7) and (30), we can see that the arm currents will be opposite. Thus, according to the previous analysis, the FBSMs will be charged during stage I and the HBSMs may be discharged during stages III and V and only charged during stage IV. Assuming the energy discharged by the HBSMs in stages III and V is ΔW h,decrease1 and ΔW h,decrease2 and the energy charged by the HBSMs during stage IV is ΔW h,increase , then ΔW h,decrease1 to ΔW h,increase can be expressed as follows:
Similar to the previous analysis, we can see that a capacitor voltage imbalance will also occur in a hybrid MMC operating as a rectifier when ΔW h,decrease1 to ΔW h,increase satisfy
(32) where ΔW h is the net energy absorbed by the HBSMs in a fundamental frequency period.
Substituting (30) and (31) into (32) yields
Comparing (29) and (33), it is clear that a capacitor voltage imbalance will occur when ΔW h is positive for the inverter, and will occur when ΔW h is negative for the rectifier.
Furthermore, ΔW h is mainly determined by the modulation index m, power angle ϕ, the number of FBSMs F, the number of HBSMs H, and θ f 1 to θ f 2 for a specific V dc , I m , and V c . A close look at (10) reveals that the values of θ f 1 to θ f 2 are determined by three factors: m, ϕ, and the hybridization ratio F/N.
Based on the previous analyses, some conclusions concerning the capacitor voltage imbalance issue can be summarized. 1) Due to the different charge and discharge behaviors of a hybrid MMC, merely ensuring that zero net energy is absorbed in one fundamental period cannot keep the capacitor voltage balanced. An additional prerequisite of zero net energy absorbed in the HBSMs in one fundamental period should also be considered. 2) The capacitor voltage imbalance problem is mainly determined by the modulation index m, power angle ϕ, and the hybridization ratio F/N.
B. Effects of Primary Factors on Capacitor Voltage Imbalance 1) Modulation Index and Power Angle:
For this scenario, the hybridization ratio F/N is set to a constant value of 2/3. Fig. 3(a) shows the analysis results to illustrate effect of the modulation index and power angle on capacitor voltage balance in a hybrid MMC operating as an inverter under a boosted ac voltage. The base value is V dc I m /ω 1 , and the main parameters of the converter are given in Table I .
The following two points can be determined: 1) the possibility of capacitor voltage imbalance (i.e., ΔW h > 0) increases as the modulation index increases; 2) the maximum value of ΔW h with a fixed modulation index occurs at a power factor of unity. Fig. 3(b) shows the analysis results to illustrate how the modulation index and power angle in a hybrid MMC operating under a reduced dc-link voltage condition affects voltage imbalance. During normal operation, the hybrid MMC is assumed to operate with m = 1.6 and ϕ = 0. The base value is E m I dc /ω 1 . As the dc-link voltage decreases, the modulation index m increases and the number of inserted SMs decreases. When m reaches 4 (i.e., V dc,red = 1.6/4 V dc = 0.4 V dc ), the FBSMs in the hybrid MMC can generate the required arm output voltage and all HBSMs are bypassed, so ΔW h is set to zero and no capacitor voltage imbalance occurs. Note that the power factor will also decrease following the reduction in dc-link voltage when m ≤ 4 so as to keep the capacitor voltage balanced.
2) Modulation Index and the Hybridization Ratio:
In this scenario, the power factor is set to a constant of 1.0. Fig. 4(a) shows the analysis results that illustrate the effects of the modulation index m and hybridization ratio F/N on a hybrid MMC operating under boosted ac voltage. The base value is V dc I m /ω 1 , with the main parameters of the converter given in Table I . From the figure, we can see that the required hybridization ratio increases along with increasing modulation index, and that the hybrid MMC cannot operate with a modulation index of 2.0 unless the hybridization ratio F/N reaches 1 (i.e., operates as an FBSM-based MMC). Fig. 4(b) shows the analysis of ΔW h for changes in the modulation index m and the hybridization ratio F/N in a hybrid MMC operating under reduced dc-link voltage. During normal operation, hybrid MMC is assumed to operate with m = 1.6 and ϕ = 0. The base value is E m I dc /ω 1 and ΔW h is set to be zero when the FBSMs can output the required arm output voltage (i.e., m ≥ 4). Observe that the required hybridization ratio F/N decreases along with a decreasing dc-link voltage to ensure the capacitor voltage remains balanced. When modulation index m equals 2 (i.e., V dc,red = 0.8V dc ), the required hybridization ratio is 0.797 to maintain a balanced capacitor voltage.
IV. ANALYSIS OF FFRCC INJECTION
Using the previous analysis, we have determined that capacitor voltage imbalance is highly related to three main factors: modulation index m, power angle ϕ, and hybridization ratio F/N. Some published research efforts have attempted to solve this issue by decreasing the power factor [10] or by increasing the hybridization ratio [18] . However, both of these methods have a detrimental influence on the performance of a hybrid MMC. To enhance this performance, a new method based on circulating current injection is proposed in this section.
A. Principle and Control Strategy
Given that the converter operates as an inverter, the arm currents without an FFRCC injection for phase A can be expressed as follows:
We can assume the injected FFRCC is
where I m ,rec is the current amplitude. Thus, the arm currents with an FFRCC injection can be written as follows: The amplitude of the injected FFRCC should ensure that ΔW h after the injection is no more than zero. Ignoring the voltage drops on the arm inductors, and taking the leading FFRCC as an example, the amplitude I m ,rec should meet
where the four angles θ f 1,FFRCC to θ f 2,FFRCC can be expressed as (42) shown at the bottom of this page.
Since the upper and lower arms operate differently after FFRCC injection as shown in (37)-(40), the required amplitude of FFRCC for the upper and lower arms to achieve a negative ΔW h,FFRCC may be different. To avoid capacitor voltage imbalance, the amplitude of the injected FFRCC should be larger than the required amplitudes of the FFRCCs for both the upper and lower arms.
The required FFRCC can be injected with a proportional resonant (PR) control using either direct modulation [21] [22] [23] or indirect modulation-based control [24] , [25] . The former method is simple, but suffers from circular interactions among various electrical quantities: arm current, capacitor voltage ripple, and the ripple voltage across the phase leg [22] , [23] . On the other hand, the latter features good decoupling performance between electrical parameters inside (e.g., capacitor voltage ripples) and outside the converter (e.g., ac and dc output current) [25] . However, considering that direct modulation-based control has been widely adopted in existing systems, FFRCC injection with direct modulation-based control is given here. Fig. 5 shows a detailed control scheme for a hybrid MMCbased HVDC system, where the outer loop is an active/reactive power control and the inner loop consists of current control. For the sake of brevity, no further details concerning the vector control are given here. The FFRCC injection is implemented using PR control, where θ ej is the phase angle of the differential mode component of the lower and upper arm output voltages [e.g., e a in (4)].
To present the proposed FFRCC injection clearly, four important points are noted.
1) To insure the injected FFRCCs do not flow into the ac and dc sides, the FFRCCs are injected in the three phases simultaneously. Their amplitudes are equal, and their phases are positive sequence. 2) Due to the aforementioned circular interaction of parameters resulting from direct modulation-based control, any asymmetrical ac component of the arm currents after FFRCC injection shown in (37) will pollute the ac output current with even-order harmonics where the secondorder harmonic is dominant; thus, additional PR control is added to suppress the second-order harmonic, as shown in the additional control in Fig. 5 . 3) Considering the naturally existing circulating currents of the even-order harmonics-particularly the second-order harmonic-in a direct modulated converter, the secondorder harmonic is also suppressed by the PR control, shown in the FFRCC injection control in Fig. 5 . In addition, additional resonant (R) control against the threeorder harmonic should also be added to avoid the influence of FFRCC injection on the dc-side current. 4) Considering the voltage drop on the arm inductors, FFRCC injection will affect capacitor energy balance between the upper and lower arms. To mitigate this influence, balanced control of the arm energy [24] is added, as shown in the additional control in Fig. 5 .
B. Influence and Performance Evaluation 1) Energy Fluctuation in Arm Capacitors:
Ignoring the voltage drops on the arm inductors, v pa and v na can be expressed as follows:
With the leading FFRCC, the change of instantaneous power flowing in each arm can be expressed as follows: Note that an FFRCC injection causes a fundamental frequency energy ripple and a double frequency energy ripple in a hybrid MMC, which benefits the energy exchange between FBSMs and HBSMs and ensures the capacitor voltage remains balanced.
2) Current Stress of the Semiconductors: If the transmitted power is kept constant, the ac-side current correspondingly decreases under boosted ac-side voltage conditions. Thus, the FFRCC injection has only a slight influence on any increase in the current stress of the semiconductors. Similarly, under reduced dc-link voltage conditions, the transmitted power will correspondingly decrease, resulting in a decrease of the maximum arm current. Taking a hybrid MMC operating with m = 1.6 and ϕ = 0 as an example, if we assume E m is increased to 0.95 V dc (m = 1.9), then the ac-side current will decrease to 0.84 p.u. Thus, the maximum allowed FFRCC injection is 0.27 times that of the amplitude of the ac-side current under normal operation without an increase in semiconductor current stress. Similarly, under reduced dc voltage conditions with a 0.2 p.u. dc-link voltage drop, the transmitted power decreases to 0.8 p.u. Thus, the maximum allowed FFRCC injection is 0.3 times that of the amplitude of the ac-side current under normal operation without further increasing semiconductor current stress. Since it is more important to ensure capacitor voltage balance, the transmitted power could be relatively reduced if the required FFRCC injection is larger than the maximum allowed value considering the allowed current stress of the semiconductors in the SMs.
V. EXPERIMENTAL RESULTS
To verify the previous analysis and the proposed FFRCC injection, a three-phase FBSM-based MMC experimental setup is implemented, shown in Fig. 6 . Each arm includes eight The detected capacitor voltage is converted to a pulse signal whose frequency is proportional to the value of the detected voltage. An AD652 is used to implement the analog-to-digital conversion for the capacitor voltage. Using an input clock frequency for the AD652 of 2 MHz, and a sampling frequency for the capacitor voltage of 10 kHz resulted in a quantization error of less than 0.8 V for the analog-to-digital conversion.
In this paper, three FBSMs are adopted for each arm, with one FBSM operating as a HBSM, i.e., a hybridization ratio F/N of 2/3. The main circuit parameters for the experiments are shown in Table II , where R 2 is 100 Ω for the boosted ac output voltage experiment and 16 Ω for the reduced dc voltage experiment. Fig. 7 shows the experimental results for the three-phase hybrid MMC working as an inverter with a resistance load. In this case, switches S 1 and S 4 are closed while S 2 and S 3 are open. Considering the symmetry of the three phases, and to make the waveforms more clear, Fig. 7(A) shows the dynamic performance of the ac-side current, arm currents, circulating current, and capacitor voltages (lower arm) for phase A, where the modulation index increases from 1.8 to 1.9 and the transmitted active power increases from 3.6 to 4.0 kW. Due to inductance in the arm, the converter supplies a set amount of reactive power, so that I m and ϕ are 14.22 A and 0.094 (atan(ω 1 L/2R 1 )), calculated from (7). Since |ϕ| is smaller than the critical value [i.e., 0.52 shown in Fig. 3(a) ], ΔW h is larger than zero. According to the previous analysis, a capacitor voltage imbalance occurs, verified by the results in Fig. 7(A)-d. Furthermore, v c,h continues increasing until it reaches the protection value (120 V), at which point the system shuts down. Fig. 7(B) shows the results with the proposed FFRCC scheme. When the modulation index increases, three leading FFRCCs of 6A are is injected. From the results, we can see that no capacitor voltage imbalance occurs. Fig. 8 shows the experimental results for the three-phase hybrid MMC working as a grid-connected inverter with a unity power factor (ac grid side) under reduced dc-link voltage conditions. In this case, switches S 2 and S 4 are closed while S 1 is open, and S 3 is closed to emulate the dc voltage drop. Under normal operating conditions, the ac terminal voltage of the transformer with no load is 160 V, and the transmitted active power is 2.4 kW. When the reduced dc-link voltage is applied to the system, I m and ϕ become 8 A and 0.156 (atan[ω 1 (L/2 + L T )/(160/8)]), respectively. According to the previous analysis, |ϕ| is smaller than the critical value [i.e., 0.37 shown in Fig. 3(b) ] and ΔW h is larger than zero, which means that a capacitor voltage imbalance occurs. The results in Fig. 8(A) -e demonstrate this conclusion, where v c,h continues increasing until it reaches the protection value and the system shuts down. Fig. 8(B) shows the results with the proposed FFRCC scheme. Three leading FFRCCs of 4.2A are injected, which suppresses any potential capacitor voltage imbalance.
VI. CONCLUSION
In this paper, the mechanism underlying capacitor voltage imbalance in a hybrid MMC is analyzed in depth. Based on this analysis, the three main factors of modulation index, power angle, and hybridization ratio are summarized, and the effects of these three factors on capacitor voltage imbalance are analyzed.
According to the theoretical findings, an improved control strategy based on FFRCC injection is proposed to ensure capacitor voltage balance in a hybrid MMC. In this approach, the amplitude and phase angle of the injected circulating current are given, and their influence on the energy fluctuation in the SMs' capacitors and the semiconductors' current stress is explored. Compared with conventional solutions, this method does not increase the required number of FBSMs, reduce the power factor, or change the symmetric structure of the hybrid MMC. The experimental results demonstrate the validity of the proposed scheme, showing that the capacitor voltage is kept balanced by injecting the proposed circulating current under both boosted ac voltage conditions and the reduced dc voltage conditions when using a hybrid MMC.
